I. INTRODUCTION
With the availability of modem gate-turn-off switching devices at increasing power levels and the introduction of advanced multilevel power converter topologies, the classical Current Source Inverter (CSI) topology has been virtually replaced by the Voltage Source Inverter (VSI), even in applications up to a few MW. However, SCR based CSI systems are still being used for very high power synchronous motor drives and utility power systems due to various performance advantages. CSI topologies have certain performance advantages in terms of ruggedness and their ability to feed capacitive and low impedance loads with ease. As high power permanent magnet motors with extremely low armature winding inductance are becoming more common and the electrolytic capacitor of a VSI becoming notorious as the largest and least reliable among inverter components, a renewed interest in CSI systems may be expected to follow.
The classical CSI based on SCRs (Fig. 1 ) has several disadvantages. They simply stem from the fact that SCRs cannot be turned off from the gate. Hence, their operation has been typically limited to six-step switching and application to active loads capable of operation at leading power factor [l] . Six-step switching leads to a large amount of harmonics in the load voltage and current. Hence, they have been naturally bucked by the trend of increasing demands of performance. Furthermore, they are not well suited to drive induction motors, which must operate at a lagging power factor. These reasons have generally impeded their widespread application. Replacement of the SCR with a GTO device would allow turn-off capability and result in the extension of operation to loads with wider power factor and even Pulse Width Modulation (PWM) capability [2] . However, due the limited switching speeds of GTOs this approach has seen limited application. More commonly, GTO devices have been adapted to operate in multilevel VSI systems [3] . The objective of this paper is to explore the topological design space of current source inverters to enable them with pulse width modulation to synthesize high quality ac waveforms, while retaining the use of SCRs to realize the throws of the inverter bridge. The paper presents a succinct but strategic placement of one gate-turn-off device such as an IGBT on the dc side of the CSI to realize PWM capability, and accommodation of loads with a wider range of power factor.
The topology and its operation are explained in Section 11. The principles and limitations of active commutation of the SCR bridge using a dc side switch are described and illustrated using experimental waveforms. In Section 111, the analysis of converter operation using averaged switching functions is presented. Transfer properties relating the input and output variables with the duty ratio functions are developed. Section IV presents the converter control algorithm and modulation schemes for the proposed converter. Computer simulation results verifying the operation of the converter and modulation algorithms are presented in Section V, followed by a concluding discussion in the final section.
SCR PWM BOOST INVERTER
The schematic of the power circuit of the PWM current source inverter using actively commutated SCRs is illustrated in Fig. 3 . As may be observed from the figure, the topology is derived by the addition of a gate-controlled switch, T (an IGBT, as shown in the figure) across the bridge inverter on the dc side. Using T, the SCRs can be actively commutated, thus permitting pulse width modulation of the switch throws. 
A. Active Commutation
Figures 4(a)-(c) illustrate the current flow path during a typical operating sequence of the inverter. When T is off, the dc side inductor current flows through one SCR in the upper half, i.e. SI, S2 or S5 out to the load and returns through one SCR in the lower half, i.e. Sq, Ss or Sg. During this time, the remaining four SCRs are off. In Fig. 4(a) , the inductor current flows through SI to the load and back through S5. If at some instant, if T is turned on, the inductor current is diverted away from the inverter bridge and the SCR currents are driven to zero. Furthermore, for typical unity power factor loads, a reverse voltage from the load is also imposed upon them, thus ensuring turn-off of the bridge [5] . As T actively provides a path for the recovery current in the SCRs, this process may be termed "Active Load Commutation". This condition is illustrated in Fig. 4 (b). During this period, with the T maintained in its on-state, additional energy is stored in the dc inductor, which also results in a boost function for the output voltage. After this commutation interval, a new set of two SCRs, say S3 and S4 can be gated on with zero voltage across them. When the T is turned off, the dc current flows through the two newly chosen SCRs to the load, and the inverter is in its new modulation state as illustrated in Fig. 4 (c).
If the active commutation of the SCRs can be done at a high enough frequency (up to 5kHz), the size of the dc bus inductor and the output filter capacitors are reduced and the harmonic content of the load current can be well controlled. 
Schematic of current flow during typical switching states and
It may be easily seen that the key to successful operation of the proposed approach is the active commutation of the SCRs. In order to verify the operation of this commutation mode, an experimental test circuit was built (Fig. 5) . The test circuit consists of a boost converter employing an 13CR in place of the rectifier diode. During the tests, the SCR was always gated on before the IGBT gate was turned off. This ensures that a continuous path for the inductor current is readily present under all conditions. The SCR switching waveforms in the test circuit would be identical to those seen in the inverter. 
B. SCR Turn-off
The SCR turn-off commutation waveforms obtained from the laboratory test set-up are illustrated in Fig. 6 . Initially, the IGBT is open and the SCR is carrying the inductor current. When the IGBT is turned on at the triggering instant (about 3ps), the current through the conducting SCR is picked up rapidly by the device. While the current in the IGBT is rising, the parasitic inductance of the commutation loop absorbs the capacitance and hence the IGBT voltage is low. When the IGBT current reaches the inductor current, the SCR reverse recovery current flows through the IGBT, until the SCR finally turns off. The rapid decay of the SCR current after the recovery results in a substantial voltage being developed across the commutation loop inductance and results in a reverse voltage spike across the SCR, as may be seen in the figure. Through judicious use of controlled rate of turn-on of the IGBT current, addition of device clamps, snubbers and low inductance bus planes, the reverse recovery loss and associated voltage spikes can be minimized.
C. SCR Turn-on
The SCR turn-on commutation waveforms obtained from the laboratory test set-up are illustrated in Fig. 7 . When the IGBT is turned off after the SCR has been latched on, the rapidly decaying IGBT current is transferred to the SCR. Minor effects of forward recovery are seen in the SCR voltage at turn on. The IGBT voltage displays an overshoot at turn off due to the SCR forward recovery and the parasitic inductance between the devices. This is shown in Fig. 7 . The IGBT turn off rate has to be low enough to keep the SCR within its di/dt limits. Bus planes, snubbers and clamps can be used to alleviate the turn off voltage stresses on the IGBT.
It should be noted that the SCRs would have to be maintained off for a minimum amount of time before being turned on again to prevent commutation failures. However, preliminary investigations indicate that with the use of inverter grade SCRs and IGBTs, switching frequencies in the range of 3 to 5 kHz are easily realizable. 
A . Fundamental Component Model
A simplified equivalent circuit of the boost-derived current source inverter with complete control capability can be represented by two single pole quadruple throw switches as illustrated in Fig. 8 . Throws 1 through 7 represents the corresponding SCRs SI through S6 and throw T represents the controllable switch. T. Let HI-H6 be the switching functions of the six SCR throws, and HT be the switching function of T. Continuity of the inductor current can be explicitly constrained using the following relationships. 
B. Modulation Functions into average SCR duty cycles DI-D6 as follows
The effective duty cycle D,, Db, D, can be decomposed
(10) where U(.) is the unit step function. Furthermore, the average duty ratio DT of the dc side switch is given by Fig. 9 illustrates the three phase currents and the corresponding duty ratios as functions of time. From the figure, it can be seen that the duty ratio of the boost switch (DT) is the complement of the maximum value of the various duty ratios DI-D~.
(12) Moreover, under sinusoidal modulation as shown in Fig. 9 , the average value of DT can be determined to be
Using (1 3) and (9),
The PWM CSI is a topological derivative of the dc-dc boost converter. This relationship is elucidated by (14).
IV. REALIZATION OF THE MODULATOR
The pulse width modulator forms the innermost loop of the PWM CSI [7] . The modulator accepts balanced three phase sinusoidal output current commands and generates switch states for the six SCRs and the boost IGBT in an open loop manner. CSI modulator operation is easier understood if the fundamental cycle is split into six 60" increments (TI-T6) as shown in Fig. 9 . Symmetry of the three phase waveforms permits the modulation technique to be developed for any 60" segment, and transposed accordingly.
When the reference is within a 60" band centered at its peak, the corresponding SCR is maintained on through out the interval. During the 60" interval that a given SCR is held on, the complementary SCR of the same phase has to be gated off to allow the inductor current to flow out to the load. Furthermore, at any given instant, only one of the high side SCRs SI, S2 or S3 and one of the low side SCRs s4, sg, s 6 can be turned on to avoid output line to line shorts. Hence, it is clear that once the SCR that is to be maintained on during a given 60" has been identified, it completely dictates the three other SCRs in the bridge that have to be off. The two remaining SCRs are now modulated to achieve the desired switching function.
For example, SI is maintained on during the interval TI, S4 is maintained on during the interval T4. During TI, when SI is on, SZ, S; and S4 are held oE, and S5 and s 6 are modulated to achieve the desired switching function. By saturating the sine-triangle modulator circuit appropriately during each 60" segment, the corresponding SCR can be held on. This modification to the sinusoidal references is shown in Fig. 10 . These modified duty ratios are converted into gate drive signals using a conventional sine-triangle comparison technique. The gate drive commands for SI and S4 obtained using this approach for the A phase are illustrated in Fig. 1 1 . The switching states of the CSI are summarized in Fig.  12 . During any operating segment, the system chooses the three switching states that form the vertices thereof. For instance, during the segment T3, the switching states chosen are S& S2S6 and the Sr state. Every transition from S2S4 to s 2 s 6 and vice-versa is forced to go through the S T state. This strategy ensures successful active commutation of S4 and s 6 . S A s, s, The controlled switch T is turned on during the zero state. If at least one of the high side SCRs SI, S2, S3 and at least one of the low side SCRs S3, Sq, S5 is on, T is turned off. Otherwise, T is turned on to provide a path for the dc inductor current.
V. SIMULATION RESULTS
Digital computer simulation model was developed to verify the operation of the proposed converter and modulation schemes. The simulations were performed on an inverter with a 230V dc bus, a 2 mH dc inductor and a 180 pF output filter capacitor with a resistive load of 2.5 ohms. The carrier frequency was chosen to be 5 kHz. The results confirm the technique of active SCR commutation and the operation of the modulator.
._ _. Fig . 13 illustrates the simulation waveforms for the inverter generating 230V line-line while delivering 20kW. Fig. 13(a) shows the traces of three phase output voltages, which were found to have a THD of 3.5%. The voltage ripple corresponding at the carrier frequency is evident and can be hrther reduced by increasing the size of filter capacitor, if deemed necessary. Fig. 13(b) shows the A phase pole current and load the current. The pole current waveform verifies that the modulator produces adjacent state switching while conforming to the pulse polarity consistency rule [8] . The output voltage spectrum is presented in Fig. 14(a) , while a magnified view of the carrier frequency harmonic components is highlighted in Fig. 14(b) . The spectrum confirms the absence of low frequency harmonics. The undesired spectral content is limited to the sidebands of switching frequency harmonics, which can be attenuated easily with a small filter.
VI. CONCLUSIONS
This paper has presented the realization of a pulse width modulated current source inerter. The converter is derived from the classical SCR based current source inverter by adding a gate-turn-off device on the dc bus, which enables active commutation of the inverter bridge. Experimental results verifying the operation of the active commutation of the inverter bridge have been presented, establishing the viability of the topology. A detailed analysis establishing the modulation strategy was developed. The operation of the converter using the proposed modulator has been .verified through computer simulations, and the results indicate excellent performance.
The proposed PWM CSI offers significant advantages over more conventional CSI topologies. Some of the advantages include: (a) Rugged, high power, low cost thyristors can be used for bridge devices, (b) Active commutation allows PWM operation permitting control of output current THD, (c) Uses inherent blocking capacity of SCRs, eliminating blocking diodes that are needed by the IGBT CSI.
